If else and Case statement in verilog
While studying Verilog HDL, due to lack of synthesis knowledge , unable to understand if-else statements and a case statement . both statements will generate different hardware
Негізгі бет If-else and Case statement in verilog
Пікірлер: 13