set input delay constraints defines the allowed range of delays of the data toggle after a clock, but set output delay constraints defines the range of delays of the clock after a data toggle
- Күн бұрын
Synthesis/STA SDC constraints - set_input_delay and set_output_delay constraints
- Рет қаралды 19,470
Пікірлер: 36